CMOS technology scaling has faced over the past recent decades significant variability and reliability challenges both from the manufacturing and operational point of view. It is well recognised that Bias Temperature Instability (BTI) is one of the most (if not the most) aging mechanisms for CMOS technology. The impact of such mechanism has been heavily studied for memory cell array of SRAMS, but not enough for peripheral circuit and its overall impact on the memory functionality. This paper quantifies the impact of BTI on the write path and read path of an SRAM while considering different supply voltages, temperatures, workloads and technology nodes. The results show that the BTI impact is marginal for the write circuitry, irrespective of the workload and technology. In contrast, the impact is much higher (∼3× more) for the read path, where the sense amplifier (SA) is the most sensitive part. Therefore, a mitigation scheme for the SA is proposed and evaluated. The results show that the SA offset voltage specification can be reduced significantly (∼3.5×).
I. INTRODUCTION
Negative side effects of CMOS technology scaling include variability and reliability challenges [1] . As a consequence, it increases the failure rate and reduces lifetime. Presently, the sources of unreliability for nano-scaled technologies are mostly due to manufacturing and operational usage [1] . During the manufacturing process, devices are affected by process variation, which changes the properties of the manufactured devices from the targeted ones. Hence, process or time-zero variation [2, 3] leads to manufactured devices with different characteristics. In addition, time-dependent variations lead to a variation in the degradation during operational lifetime. Such variations are mostly as a result of environmental variations such as supply voltage variations and temperature fluctuations [4] [5] [6] [7] , and temporal or aging variations such as Bias Temperature Instability (BTI); both depict a growing impact with CMOS scaling [8] [9] [10] . Moreover, the devices are mostly impacted by BTI and not so much by the other failure mechanisms [11, 12] while keeping the voltages and temperatures within a reasonable condition. All these variations result in devices to behave in a different manner than expected, which may result in device (or circuit) failures if satisfactory measures are not taken. A common practice in the industry is the usage of guard-bands and extra design margins [13] to compensate for time-zero and time-dependent variations. However, a pessimistic guard-band leads to either yield or performance loss, while an optimistic guard-band leads to test escapes and in-field failures. Therefore, an accurate estimation of such effects is crucial to achieve an optimal memory design and additionally to provide a deep insight for selecting appropriate mitigation schemes required for counteracting the undesired effects.
Many researchers have analyzed the impact of reliability on Static Random Access Memory (SRAM) cell arrays [14] [15] [16] [17] . However, not much work has been investigated for the peripheral circuit (e.g., Sense Amplifiers (SA)), not to mention considering the whole memory system and the interaction between its different components. Khan et al. [18] investigated the impact of partial opens and BTI in SRAM address decoder. Furthermore, Menchaca et al. [19] investigated the impact of BTI on various sense amplifier designs performed on 32 nm technology node by utilizing failure probability as a reliability metric. In Cosemans et al. [20] , the authors investigated a tunable SA to deal with within-die variations; the authors predicted the offset voltage at design time built on process variations. Kinseher et al. [21] investigated the extent of integral effect of both degradation phenomena (i.e., BTI and HCI) for peripheral SRAM design while considering different performance metrics of an industrial based memory library. The above preceding work focused mostly on the memory cell array while limited work has been done on memory peripheral circuits.
In this work, we analyze the degradation of both the write and read path, while taking the mutual interaction between the components (such as cell and SA in the read path) into consideration. In this respect, the main contributions of the paper are:
• Investigation of aging impact on the write path. As metric, the write delay is analyzed for varying supply voltages and temperatures [22] . • Investigation of the impact of process variation and aging on the read path. We analyzed the cell and sense amplifier individually and together. For the cell, we looked at the bit line swing, while for the SA at the sensing delay and offset voltage specification [23] [24] [25] [26] [27] [28] [29] . These metrics have been analyzed for different supply voltages, temperatures and workloads while considering process variation and aging. • Proposal of mitigation schemes for the read path as it degrades more than the write path (i.e., the design of an input switching sense amplifier) [30] [31] [32] . The rest of the paper is organized as follows. Section II provides a background on the targeted memory architecture and sources of variability. Section III discusses the proposed methodology and performed experiments. Sections IV and V present the memory write path and read path aging analysis, respectively. Section VI presents the mitigation schemes for the read path. Section VII discusses the results. Finally, Section VIII concludes the paper.
II. BACKGROUND
This section first explains the sources of variability, i.e., time-zero variations due to process variation and timedependent variations due to voltage, temperature and aging. Finally, it presents the SRAM memory architecture.
A. Variation sources
The four sources of variability investigated in this paper are briefly described next.
Process variations (PV):
These affect the circuit at time t = 0 and comprise of variations in various parameters incorporating effective channel length (L), oxide thickness (t ox ), dopant concentration (N a ), transistor width (W), and threshold voltage V t . There are two sources of variation, i.e., systematic and random variation. We primarily focus on random process variation. It can be modeled by variation in V th with a standard deviation equal to:
where A ∆VTH is the Pelgrom's constant [33] , and W is the transistor width while L is the transistor length.
Supply voltage variation:
The change in supply voltage impacts the operating speed of MOS transistors. The fluctuation in switching activity across the die/circuitry causes an irregular power/current demand and may cause logic failures [34] . In addition, transistor sub-threshold leakage fluctuations affect the irregular distribution of supply voltage across the circuitry as well [34] . Thus, reducing the supply voltage degrades the performance of the circuit/transistors and raising supply voltage compensates/improves the performance and significantly reduces circuit failure rates due to variability [34] .
Temperature variation: They affect the operating condition of MOS transistors. An increase in temperature causes a threshold voltage reduction (which has a positive effect on delay), and a carrier mobility decrement (which has a negative impact on delay and consequently leakage current increment [35] ). The reliance of the threshold voltage on the temperature is stated by [35] : where C vt is a constant that denotes the fermi potential, Q ss denotes the surface charge at the Si-SiO 2 interface, C o denotes the gate oxide capacitance and Φ ms denotes the change in work function depending on the temperature T [35] as stated next:
Here Φ F (T) represents the Fermi potential. Equation ( 3) depicts that the change in work function reduces w.r.t. a rise in temperature and therefore causes a threshold voltage decrement.
Aging Variations and modeling: There are various aging techniques such as Bias Temperature Instability (BTI) [10, 36] , Hot Carrier Injection [11] , and Time Dependent Dielectric Breakdown [12] ; BTI is assessed to be the most significant of them [37] [38] [39] [40] ; hence it is the focal point of this paper. BTI has two major components i.e., Negative (BTI) and Positive (BTI) which both can be modelled by the Atomistic model [37, [41] [42] [43] . It models the threshold voltage fluctuation for time t > 0 based on the capture and emission of single traps during stress and relaxation stages of NBTI/PBTI, respectively. The threshold voltage variation of the device ∆V th is the amassed result of all the capture and emission of carriers in gate oxide defect traps. The probabilities of the defect occupancy in case of capture P C and emission P E are defined by [44] as:
where τ c is the mean capture time constant and τ e is the mean emission time constant, while t ST RESS is the stress period and t RELAX is relaxation period. Moreover,the V th shift due to BTI is a combined function of capture emission time map, workloads, duty factor and transistor dimensions, which gives the average number of available traps in each device [39] ; the model also considers the temperature impact [37, 38] .
B. Memory Model
A Memory system consists of memory cell array, row and column address decoders, read/write circuitry, input/output data registers and control logic as shown in functional model of SRAM memory architecture in Fig.1 . In this paper, we analyze both the write and read paths and propose mitigation schemes for the most degrading components. For the write path we analyze the write driver and cell while for the read path the cell and sense amplifier. A more detailed description of the memory write and read path can be found in [22] , and [25, 30] , respectively.
III. EXPERIMENTAL SETUP FOR MEMORY RELIABILITY ANALYSIS
In this section, the experimental setup for memory reliability analysis, the metrics exploited in this experiments, and the conducted experiments are presented. Input: The generic input blocks of the framework are the technology library, cell, SA, and write driver design, and BTI input parameters.
A. Methodology
• Technology library: In this work, we use three technology nodes; they are the 45 nm, 32 nm, and 22 nm PTM libraries [45] . Note that in general any library card can be used. • Cell, SA and WD designs: Typically, any memory cell, sense amplifier, and write driver design can be used. In this paper, we focus only on the designs described in [22, 25, 30] for the memory read (i.e., a 6T cell and sense amplifier) and write path. The 6T cell, SA and write driver are described by a SPICE netlist. • BTI parameters: The BTI induced degradation strongly depends on the stress time duration, hence on the workload. The stress time defines how long the workload sequence is being applied. The workload sequence is assumed to be replicated until the age time is reached. For the read-path experiment, we assume as default an extreme workload for both the cell and SA; it consists of 80% zero's and 80% read instructions, we refer to this workload as S3. In addition, we assume a second more balanced workload where 50% zero's are read.
Finally, the workload we assumed for the write driver is based on 50% duty factor for each transistor. Using the waveform of the read or write operation and the workload sequences, we extract duty factors for each transistors individually.
It is worth noting that in our investigation time-zero variations (i.e., process variations) are also taken into consideration.
Processing: Based on the inputs (i.e., technology, BTI parameters, cell, SA, and WD designs etc.), a perl control script generates several instances of BTI augmented SRAM cell, sense amplifier and/or write driver, depending on the simulation case; this can be an isolated component or an entire path. Every generated instance has a distinct number of traps [10] (with their unique timing constants) in each transistor, and are incorporated in a Verilog-A module. The module responds to every trap individually, and alters the transistors concerned parameters such as V th . After inserting BTI in every transistor of either coupled design or individual designs, a Monte Carlo (MC) simulation is performed at different time steps (i.e., for either 100 or 400 runs at each time step) where circuit simulator (Spectre) is used to investigate the BTI impact.
Output: Finally, statistical post-analysis of the results are performed for varying supply voltages, temperatures and device drive strengths in MATLAB environment. The raw outputs are measured directly from Spectre and used to compute the analysis metrics, which are described next.
B. Used Metrics
In this section, the metrics for analyzing the impact of BTI on the memory write and read path are described. For the write path, Write Delay is used, while for the read path, offset voltage specification, bit-line swing, and sensing delay are used. The above metrics are known as parametric metrics [46] and are used for determining the performance of memory
Write Delay (WD): The WD metric is determined when the trigger signal (i.e., write enable input signal) reaches 50% of the supply voltage and the target (i.e., either bl or blcmp falling out signal) reaches 50% of the supply voltage while the initial conditions of the cell flips to the correct state of the Bit lines. Write delay is defined as the difference between the target and the trigger (see [22] ).
Offset Voltage Specification (OVS): In [23] , a description of an exhaustive workflow to determine the OVS of the sense amplifier is given. Monte Carlo simulations are conducted, in which BTI and process variations are simulated. During each simulations, the offset voltage of the sense amplifier is determined. Once all the Monte Carlo simulations are completed, the normal distribution of the obtained offset voltages is determined. From this distribution, the OVS is computed for a 10 −9 failure rate (fr) [23, 24] .
Bit-Line Swing (BLS):
The BLS specifies the voltage difference between the bit-lines (i.e., BLBar and BL) at a fixed reference time T ref ; i.e., the time where the up transition of the sense amplifier enable signal reaches 50% of the supply voltage (see [30] ).
Sensing Delay (SD):
The SD is the time required for the SA to complete its operation; it is the time between the sense enable activation (i.e., when the up transition reaches 50% of the supply voltage) and the falling out or outbar signal (i.e., when the down transition reaches 50% of the supply voltage) (see [30] ).
C. Experiment Performed
In this paper, two main sets of experiments are performed to characterize the impact of aging for a period of approximately 3 years (i.e., 10 8 s). These experiments are described below:
• Memory write path: The BTI impact on write delay for different supply voltages and temperatures is investigated. • Memory read path : Three sub-sets of experiments are performed for different supply voltages, temperatures and workloads; they are: 1) The BTI impact on BLS and SD for the whole read path (cell and sense amplifier).
2) The BTI impact on the SA's offset voltage specification.
3) The BTI impact on the SD for different sense amplifier designs (i.e., High Performance (HP), Mid Power/Performance (MP), and Low Power (LP)). Figure 3 depicts the absolute BTI induced write delay (i.e., µ and +/-3σ distribution) for different supply voltages for a duration of 3 years. From the figure we conclude the following: ∼1.7× more at +10%V dd after 10 8 s of operation. It is worth noting that the increase in supply voltage reduces the BTI induced write delay in absolute terms while increases the degradation in relative terms. • The distribution of the degradation (i.e., +3σ variation) slightly widens for lower supply voltage (up to 1.08× higher for Nom.V dd as compared to +10% V dd ) after 10 8 s of operation. Figure 4 depicts the absolute BTI induced degradation for three temperatures. From the figure we conclude the following:
IV. MEMORY WRITE PATH AGING ANALYSIS
• Increase in write delay is significant at a higher temperature (up to 41.4% after 10 8 s of operation for 398K as compared to a fresh device) which is about ∼9× higher compared to the nominal temperature. • The distribution of the degradation widens at a higher TTTC-PhD. 1 INTERNATIONAL TEST CONFERENCE 4 
V. MEMORY READ PATH AGING ANALYSIS
This section presents the analysis results of the memory read path aging experiments.
A. Read path analysis
In this section, we analyze the impact of the read path by considering the aging impact on the cell and SA simultaneously. Hence, the mutual interaction between both components is captured as well. Figure 5 and Table I depict the supply voltage dependency on SD and BLS for the extreme workload (denoted by S3 in the figure) . More information about other workloads can be found in [30, 31] . In the figure, SD is denoted with a red color (i.e., left hand side), while the BLS is denoted with a blue color (i.e., right hand side). From Figure 5 and Table I , we conclude the following:
• The supply voltage impacts both the mean and 3σ of the BLS and SD. A higher supply voltage (+10% V dd ) results in a lower mean (up to 12.3%) and 3σ for SD, and a higher mean and 3σ for BLS. • The impact of aging on the BLS is marginal and becomes slightly visible when the operational lifetime becomes close to 10 8 s. Figure 6 and Table II depict the temperature dependency on SD and BLS for workload S3. From Figure 6 and Table II , we conclude the following:
• The degradation of the read path starts to grow exponentially at high temperatures after a stress time of 10 5 s. • Temperature impacts the µ degradation of both the SD and BLS for the combined case. The SD and BLS are strongly dependent on temperature for the worst case workload (increases up to 123.23% for the µ SD at 348K) while the µ degradation of BLS reduces at higher temperature (up to 47.52%). Moreover, the lower the temperature, the lower the impact on the µ of SD (i.e., about ∼1.75× reduction) while the higher the impact on the µ BLS (i.e., about ∼1.34× increment). • In addition, temperature also impacts the 3σ of both the SD and BLS for the combined case. The distribution (3σ) of SD and BLS are strongly dependent on temperature (348K) for the worst case workload (i.e., increase for 3σ SD is too significant). In contrast, the 3σ BLS reduces at higher temperature (up to 7.4%). Besides, the lower the temperature, the lower the impact on the 3σ of SD (i.e., about ∼12.9x× reduction) while the BLS 3σ decreases marginally (i.e., about ∼1.28×). From the experiments above, we can safely conclude that the SA degrades much more than the cell. Nevertheless, it might still be required to apply mitigation scheme for the cell in case e.g. [47] the static noise margin is degrading. Hence, in the next subsection more analysis will be performed for the SA. Table III . Note that the offset voltage distribution for r0r1 at -10% V dd is almost similar to the baseline. Based on Figure 7 and Table III , we conclude the following:
B. SA analysis
• Applying the balanced workload r0r1 results in an offset specification of 98.8mV (which is a 9.4% increment) for nominal supply voltage. This is about ∼24% lower when compared to unbalanced workload r0. This shows the significance of balancing workloads. • An increase in supply voltage severes the mean offset voltage shift (up to 25.8mV for +10% V dd while this is 17.3mV shift at nominal V dd for r0 workload) as it accelerates the BTI mechanism. • σ increases with aging (up to about ∼11%) and is even unavoidable for the balanced workload r0r1. Note however that a mean shift has a higher impact on the offset requirement than the σ . Table IV . The figure depicts similar trends as Figure 7 , but the impact is more severe. From Figure 8 and Table IV we conclude the following:
• The offset voltage specification is strongly dependent on both the workload and temperature. The mean shift of the offset distribution for unbalanced workload is significant (up to 76% more than the shift at T = 348K), while this is very marginal for the balanced workload. • σ increases with temperature, irrespective of the workload. The average shift and standard deviation lead to much higher offset voltage specification for all workloads; the higher the temperature, the higher the required offset voltage (up to 106.5%! for r0 workload). It is worth noting that applying a balanced (r0r1) workload reduces the impact (up to 27.1%).
From the experiments, we observe that the SA has a high degradation. In the next subsection, we will investigate how different types of SAs degrade. Figure 9 depicts the relative BTI induced sensing delay (i.e., µ and +/-3σ variation) for three different SA designs (i.e., HP, MP, and LP) for the various supply voltages and for the worst case workloads. Note that the nominal V dd = 1.0V for HP SA and MP SA, while 1.1V for LP SA. From Figure 9 , we conclude the following:
C. Design Dependency
• The distribution of the degradation has a distinctive behavior for each SA. LP SA degradation distribution is the widest, irrespective of the supply voltages considered. Fig. 9 : Supply voltage dependent sensing delay for worst case workload.
• HP SA is most sensitive to supply voltage after an operation of 10 8 s; increasing V dd from -10% to +10% leads to a 2.5× increase in the relative SD degradation. In contrast, the degradation of MP SA and LP SA are marginal. Figure 10 depicts the relative BTI induced sensing delay (i.e., µ and +/-3σ variation) for the different SA designs and for different temperatures while considering worst case workload. From Figure 10 , we conclude the following:
• The BTI induced relative sensing delay degradation increases with increase in temperature, irrespective of the design type. • HP SA degrades faster (i.e., about ∼8×) than MP (up to 6×) and LP (i.e., about ∼5.6×) designs at 398K after an operation of 10 8 s. • The +3σ degradation distribution widens with increase in temperature, irrespective of the SA design, and that the LP SA distribution is the widest at all temperatures (i.e., about 62.0% for LP SA, while this is 56.0% for HP SA and 14.0% for MP SA designs), after an operation of 10 8 s at 398K. From all previous experiments, we observe that at nominal voltage and temperature, the memory read path degrades relatively (up to 8.90%) more than the memory write path (up to 3.94%). , we clearly see that for the combined cases that the read path degrades more than the write path, especially caused by the HP sense amplifier, this is reflected in both the OVS and SD. Hence, there is a need to mitigate the SA which is the focus of the next section. Note that not all experiments have been performed with the same technology. Nevertheless, the aging of the read path at 32nm is higher than the write path at 22nm. In equal technologies the difference will be even larger.
VI. SENSE AMPLIFIER MITIGATION
In this section, we present the input switching sense amplifier [32] . Figure 11 depicts the ISSA circuitry. Compared to the Non Switching Sense Amplifier (NSSA), this SA switches its inputs periodically. The target is to balance the number of read ones and zero and hence keep the mean shift of the The basic operation of ISSA is as follows: a pair of pass transistors (i.e., M3 and M4) is added to the standard latchtype SA [24] (see Figure 1 ). Thy are used to switch the inputs of the SA by connecting BLBar to S and BL to SBar (which is opposite from the normal case); hence, a control logic circuitry is needed which is described in details in [32] . The control circuitry either activates transistors M1/M2 through SAenableA or M3/M4 through SAenableB and changing this based on a periodical basis. When SAenableA is low and SAenableB is high (i.e., switching off M3 and M4), pass transistors M1 and M2 are used to forward the voltage level on BL and BLBar to the internal nodes. In contrast, when SAenableB is low and SAenableA is high (i.e., switching off M1 and M2), the SA will effectively read the opposite value. Therefore, controlling this switching leads to a balanced amount of zeros and ones at the internal nodes of the SA. Therefore, it mitigates the offset voltage at a minimum area overhead. Figure 12 depicts the supply voltage dependency of the off- set voltage specification at nominal temperature for a duration of 10 8 s. The µ, σ, corresponding offset voltage specification, and three workloads (i.e., 80r0r1 (80% reads are 0 and 80% reads are 1), 80r0 (80% reads are 0), & 80r1 (80% reads are 1)) are added in Table VI . In 80r0r1 the SA is activated 80% of the time and 50% zeros and ones are read on the average. In 80r0, the same activation is used but only zeros are read and similarly in 80r1 only ones are read. As the ISSA balances the workload, the above three sequences end up in the same stress for ISSA. From the figure and table, we conclude the following:
• Increase in offset specification is significant at higher V dd (up to ∼35% for unbalanced (80r0) workload) and is about 3× more than that at lower V dd for the NSSA. In contrast, for the ISSA, the increase in the offset voltage specification does not exceed ∼10% and ∼0.5% at higher and lower V dd , respectively. This depicts the superiority of the ISSA design. • The mean shift of the offset voltage distribution for unbalanced workloads is higher. For example, the mean offset voltage shift for balanced workloads is almost zero while for unbalanced workload this can be 27 mV. • The spread is higher at higher V dd (due to higher sigma) and is neither impacted by the workload nor the SA type. For low V dd the sigma of the spread is around 14.5 mV for all workloads, SA types and for aged and non-aged cases, and for high V dd around 16.5 mV. Therefore, the differences in offset voltage spec (last column of Table VI) is mainly created by the mean offset voltage shifts. This is expected as ISSA only balances the workload and hence addresses the mean offset shift.
VII. DISCUSSION
The robustness and reliability of the memory write path and read path are very crucial for the complete memory system. Our analysis showed that the degradation and its distribution for the write path and read path are a function of supply voltage, temperature, workload, technology nodes, etc. Evaluating the simulation results w.r.t. degradation, and its distribution, we conclude the following:
Memory Write path aging analysis:
• The mean BTI induced write delay increases with a decrease in power supply in absolute terms irrespective of the operational lifetime. The same trend is observed for the spread; this implies that at higher power supply, the write delay reduces in absolute terms. The latter suggests the possibility to have a tradeoff between the write delay, power consumption and degradation. • The write delay and its distribution worsen at high temperature. Hence, to prevent write failures, more analysis should be performed whether mitigations are needed for the write driver as well. These analysis have to be performed as well for more advanced FinFET nodes.
Memory Read path aging analysis: In this section, we discuss the read path analysis and in particular the SA. 1) Read path analysis • A high supply voltage increases the bit line swing after an operation of 10 8 s and reduces the SD. Hence, it can be used to compensate for the degradation of read path especially when the targeted application poses a worst stress on the read path. Obviously, this comes at additional power consumption. • A high temperature does not only reduce the BLS (which may impact the functionality) but also significantly increases the SD. Hence, using appropriate cooling is crucial for lifetime extension. • The research reported in this paper mainly focused on the read and write path. Note that, not all components in the read path have been investigated such as the timing circuit and address decoder. Kraak et al. [48] followed up on this research for FinFETS and investigated the impact of BTI on the entire memory system for FinFET SRAMs. In summary, the results of the paper are in line with this paper. For example, the SA is more vulnerable to BTI when compared to other memory components. Moreover, as the authors used a 14 nm design, the relative degradation was a bit higher. 2) SA analysis • The offset voltage quantification technique is unique not only in the sense that it uses time-zero, but also because it includes time-dependent variations such as aging (i.e., impact of various workloads), supply voltages and temperatures. The offset voltage difference between time-zero and time-dependent variability can be as big as a factor of two. Hence, using only timezero variability which is for example used in [20] is not accurate enough. • The offset voltage dependence on the workload is significant. Applying balanced workload results in reduced impact. Hence, thinking about including some features in the circuits to internally create a balance workload during the lifetime of the application is important for optimal and reliable designs.
3) Design dependency
• HP SA degrades faster than other SA types regardless of supply voltage and temperature; for the 45-nm technology node considered for the comparative SA analysis, the SD goes up to 65%. This implies that BTI may be a serious concern and it may even be worse for lower technology nodes. Utilizing design margin to counteract reliability, as it is nowadays, may not be applicable in the future any more. • The distribution does not maintain the same trend as the SD w.r.t. SA types, power, and temperature for worst case workload. The LP SA distribution widens more than other SA designs. This indicates a clear trade-off between SD and distribution in selecting SA that meets the reliability needs. • We observed that the degradation trend towards scaled technologies (22-nm) is strongly (more than linear) reducing SD reliability metric; this leads to read failures even at nominal supply voltage. Hence, this implies a tradeoff between performance and reliability, which is even more crucial for scaled nodes.
Read Path Mitigation: Our read path comprises a memory cell and sense amplifier. Among these two components, the impact of BTI is more significant for the sense amplifier which can lead to read failures. Hence, there is need to mitigate the impact on the sense amplifier design. We observed that Input Switching Sense Amplifier mitigation scheme reduces the mean offset voltage specification up to 3× at higher supply voltage and this could be much more at a lower supply voltage and higher temperatures for the SA while the σ of the offset voltage specification is not really impacted by ISSA.
The results obtained in this paper provide memory designers with crucial information to design an optimal and efficient memory.
VIII. CONCLUSION
This paper investigated the impact of Bias Temperature Instability (BTI) on the memory write path and read path while taking into account various supply voltages, temperatures, workloads and technology nodes. The sense amplifier in the read path degrades the most and hence an input switching sense amplifier mitigation technique was proposed. In general, to ensure correct operational lifetime, designers must be aware about how the different parts of the memory degrade, how their interactions contribute to the degradation, and how all of these determine the overall degradation; hence, better understanding of the degradation will help designers to come up with more appropriate mitigation schemes that could extend the lifetime of the memory and/or reduce the in-field failure rate.
